




F I G . 1




F I G . 2




F I G . 3




F I G . 4



F I G . 5




F I G . 6




F I G . 7

MEMORY CELL AREA

LOGIC AREA



F I G . 8






FIG. 10





FIG. 11



F I G . 1 2




FIG. 13





FIG. 14






FIG. 16





FIG. 17



F I G . 1 8




FIG. 19







FIG. 20







F I G . 2 2




F I G . 2 3



F I G . 2 4



F I G . 2 5



F I G . 2 6




FIG. 28








FIG. 29






F I G . 3 1







F I G . 3 4



F I G . 3 5




FIG. 36





FIG. 37




F I G . 3 8

MEMORY CELL AREA

Ce
29e 33e 30e
Ce
29e 33e 30e

LOGIC AREA



F I G . 3 9






FIG. 40



F I G . 4 1



F I G . 4 2




FIG. 43






FIG. 44






F I G . 4 6



F I G . 4 7



F I G . 4 8







FIG. 49



F I G . 5 0



F I G . 5 1



F I G . 5 2






FIG. 53



F I G . 5 4



F I G . 5 5







FIG. 56








MEMORY CELL AREA









FIG. 63



F I G . 6 4




FIG. 65




FIG. 66




FIG. 67





FIG. 68



F I G . 6 9





FIG. 70



F I G . 7 1






FIG. 72





F I G . 7 4







FIG. 75



F I G . 7 6



F I G . 7 7



F I G . 7 8




FIG. 79





FIG. 80






FIG. 82





FIG. 83



F I G . 8 4






FIG. 85



F I G . 8 6



F I G . 8 7





FIG. 88



F I G . 8 9






FIG. 90



LOGIC AREA



F I G . 9 2




FIG. 93






FIG. 94








FIG. 97

